This paper discusses the design, analysis and performance of a 2.4 GHz fully integrated low-power current-reused receiver front-end implemented in 0.18 µm CMOS technology. The front-end is composed of a single-to-differential low-noise amplifier (LNA), using high-Q differential transformers and inductors and a coupled switching mixer stage. The mixer transconductor and LNA share the same DC current.
of most communication systems due to intermodulation distortion [4] . Optimizing the LNA involves some tradeoffs between gain, noise figure (NF), linearity and power consumption [5] . The LNA block is analyzed fully in the literature, and straightforward figures of merit (FoMs) have been given as (1) where G is the LNA's gain, IIP3 the input-referred third-order intercept point, P the DC dissipated power and f the operating frequency. The evolution of a defined FoM for CMOS LNAs increases almost linearly with 1/L min (inversely with the minimum gate length). This implies that in a rough way the FoM is linearly dependent on f T , since for short channel regimes f T is also inversely dependent on L min [6] . Assuming [1] the improvement in performance of LNAs, including low-power behaviour, mainly comes from scaling down the technology. Moreover, from the design point of view, the most suitable way to reduce power is by implementing a current reuse strategy [7] or by means of high-quality factor passives, since device gain is typically linearly dependent on Q.
However, particularly for zero-intermediate frequency (IF) or low-IF receivers, the noise
of the mixer is also very important, since it can affect the sensitivity of the receiver [8] .
Two main approaches can be adopted when considering power device constraints: passive or active mixers. Although the passive mixers have no DC consumption at all and present high linearity, they have no power gain and, therefore, losses involve noise system degradation. This effect can be reduced by means of a preamplifier stage or a two-LNA configuration with an increase in the DC current. The latter approach is typically used by implementing the Gilbert cell (GC) topology, as this is a good compromise in terms of gain, noise, linearity and dissipated power [9] . For a two-LNA configuration, current reuse strategies have also been successfully introduced as a power-saving solution [7] and [10] . Nevertheless, all the structures based on the GC suffer from the need for high-voltage headroom, which is incompatible with low-voltage applications, usually related to low-power applications where a battery is needed.
transconductance mixer block and LNA in a current-reused implementation, the voltage headroom can be reduced. Secondly, the inclusion of high-Q passives, such as inductors, implies good chokes and loads and, therefore, the stacking of stages and the gain of the device can be optimized with no extra power consumption requirement.
In this work, an RF front-end at 2.4 GHz based on a fully integrated CMOS singleended to differential LNA and mixer is presented. The front-end is designed for high gain together with low-power consumption and voltage supply. The aim of the device is to provide good gain and noise performance with a simultaneous low-power consumption level, in order to be integrated into a low-IF architecture to form a lowvoltage low-power receiver.
The paper is organized as follows. Section 2 describes the front-end blocks of the LNA and mixer designs and also gives a detailed description of the high-Q LC tanks used. In Section 3, experimental results are presented and discussed. Finally, Section 4 summarizes the main conclusions of this work. 
Design of the proposed front-end

LNA and mixer transconductance stage
The central part of Fig. 1 shows the schematic of the LNA block. The received RF input signal, RF in , goes through a 50 Ω π-matching network formed by capacitors C 1 , C 2 and inductor L G , followed by a decoupling capacitor C in and a pseudo-differential configuration formed by transistor pair M1-M2. In order to prevent damage to external pads from electrostatic discharges, C 1 and C 2 actually correspond to the equivalent capacitances of ESD protection diodes. Matching is complemented with additional capacitance, C′, and degeneration inductor, L S . C′ enables us to obtain a noise figure equal to the minimum noise figure of a given LNA topology under very low power consumption [15] . L S is used to increase the impedance at the M1-M2 source with the aim of avoiding gain and phase-balanced degradation due to parasitic effects, and to obtain a 180° phase difference between the branches . In fact, the parameters L S and C′ must be chosen carefully once the power constraint has been determined. A large C′ degrades the effective cut-off frequency of the transistor (in comparison to a transistor with no additional capacitance) and, hence, the gain of the LNA is reduced. However, an overestimated degeneration inductor will increase the minimum noise figure. In order to obtain a fully differential RF amplified signal in M1 and M2 drain, a bypass capacitor, C diff , copies the signal between the two nodes by preserving the DC component [16] . C diff is built differentially in order to preserve circuit symmetry. In fact, the value of C diff must be calculated carefully, since it has a clear impact in the input impedance, Z in , defined in Fig. 1 and the following equations:
If C diff is neglected, the conventional cascode LNA input impedance is obtained as follows: (7) A second common-source transistor pair M3-M4 is stacked and the pair receives an The insertion of extremely high quality passives is the key to achieve good performance, not only from the power-consumption point of view, but also in order to have excellent chokes for reducing RF leakage between M3-M4 sources and M1-M2 drains. The differential voltage gain at the tank's resonance is given by (8) This equation depends on C diff . In fact, at resonance, the impedance of the transformer is reduced to a real load, R L . Impedance behaviour equivalent to that of a shunt configuration formed by C″ and half of the transformer appears in the gain, which indicates that the tank's resonance is dependent on C diff . Eq. [8] also indicates that the designer must take into account the product L S C′ gs , since it can generate a resonance
, which could potentially lead to oscillations and circuit instability.
Finally, C diff changes phase with regard to the input node. In order to achieve good performance of the circuit, C diff must be larger than C′ gs (e.g., C diff ≈10C′ gs ). The following equation gives the correction terms with regard to the typical LNA case [7] : (9) Regarding NF, conventional noise matching has been developed with the result of similar NF performance in comparison with classical LNA topologies. A large bypass capacitor, C bypass , connected to the M3-M4 sources provides a reliable AC ground. A second LC tank (formed of a differential transformer, T2, and capacitors C T2 ) is designed as an improved RF-choke and short for common mode in order to resonate at the desired frequency (2.4 GHz at ISM-band) in combination with the output capacitance, C out . In that case the high quality of the passives leads to an optimized load, which enhances the device gain with no extra power dissipation. Finally, the R bias1 and R bias2 resistor network is included, to bias the transistor pair stages.
The stacked M3-M4 stage could be reused as the mixer transconductance stage of a double balanced GC in a full receiver front-end. This merged structure reduces DC current with a significant power consumption saving for the overall implementation in a way similar to that in Ref. [8] Therefore, the M1 and M3 branches share the same bias current (which takes the same value as in the symmetric M2 and M4 branches).
Mixer switching stage
In order to avoid a lack of voltage headroom due to the excess of vertical transistor stages, a folded topology for the mixer switching stage has been implemented. These stages are comprised of transistors M7-M8 and the biasing mirror formed by M5-M6 (and their symmetrical counterparts M11-M12; M9-M10). In terms of dissipated power, the LO switching stage contributes less than a tenth of the overall DC current consumption. Therefore, this topology is suitable from a power point of view. In fact, thanks to an optimized design of passive elements [18] , this current-reused topology is the key to reducing overall power consumption.
Inductors and differential transformer LC-tanks
It is well-known that the quality factor Q of passives, mainly inductors and transformers, determines the final achievable performance of RF receivers [19] . As shown in Eq. The transformer LC-tank has three functions. First, it provides a way for reusing the bias current for the LNA and mixer. Second, it must be able to force a short impedance condition for the common-mode signal and, therefore, the even harmonics at the output of the LNA are suppressed. Third, it should offer a high-impedance condition (high gain) for the differential mode. Such behaviour can be accomplished when the magnetic coupling factor k between transformer windings is close to −1 (inverter configuration) in combination with a high-quality factor of the passive component. The high-impedance condition can be set through the equivalent parallel resonance. Thus, in such cases, the quality factor will be evaluated using the derivative of the phase θ of the LC-tank at its resonance frequency ω 0 , i.e., (10) where Y diff represents the differential admittance of the load connected at the drain outputs of transistors M1-M2 or M3-M4.
To achieve this required functionality, the inverter transformer LC-tank must be carefully designed. In order to minimize the distance to the transistor drain, the layout is octagonal, as shown in Fig. 3 , with the 3 ports located in the same corner forming a 45°
angle. Notice that the shunt capacitors C T that fix the resonance frequency are placed just at the output of the ports. In this way, we avoid the parasitic magnetic couplings due to additional routing traces. The coupling between windings can be maximized using the minimum separation between metal strips and interleaving the metals forming the two coils as much as possible. Additionally, the high-impedance condition for the differential mode can be obtained by increasing Q. Therefore, the former systematic optimization procedure can be applied (notice that both transformers are also tapered structures). Using Eq. [10] , the simulated Q value is 22.5 at the frequency of interest, as shown in Fig. 5 . The impact of the process variations on the performance has been estimated in a ±6% at resonance frequency, which can potentially degrade the effective Q at resonance frequency. A possible low-cost solution is to introduce a capacitor array, in order to tune these deviations. In order to minimize the overall area of the circuit, the two transformer LC-tanks must be placed as close as possible to each other. However, the magnetic and electric coupling between them can modify the resonance frequency of the structures, detuning the high-impedance condition for the differential signal. The variation in the resonance can be taken as a figure of merit for evaluating the correct minimum distance between tanks that can be compensated with C T1 and C T2 . Fig. 5 shows the simulated phase variation and the quality factor for the coupled configuration when a differential signal drives the input ports of transformers T1 and T2 simultaneously.
Experimental results
The fully integrated single-ended to differential LNA and mixer has been constructed in 0.18 µm CMOS technology. Fig. 4 shows the microphotograph of the device. The total chip area is 1.9×1.9 mm 2 including pads and ESD protection diodes. On-wafer probing has been performed with a Cascade Microtech Probe Station 12,000, whereas an R&S FSQ26 (including noise figure extraction software, FS-K3) power spectrum analyzer has been used to characterize conversion gain, noise figure, compression and linearity.
An output DC block together with an external buffer (voltage follower) has been used in order to test the circuit. The aim of this extra testing circuitry is to filter the bias voltage and to present high-input impedance in order to perform measurements by means of the spectrum analyzer. The S11 parameter has been measured using an R&S ZVM vector network analyzer. As can be seen in Fig. 6 , good input matching level has been achieved (S11=−12.5 dB at 2.4 GHz). (Table 1) , especially with regard to structures working at similar power consumption levels. The linearity of the device is determined by the intrinsic limitation between the dynamic range and the power dissipation, since for a fixed value of IIP3 it is not possible to decrease power consumption below a specific threshold. Inspite of the fact that the device topology includes the ESD nonlinearity effects, the IIP3 as well as the CP1dB are at a good level (similar to those in previous works). In order to evaluate the real impact of the ESD diodes on the linearity of the receiver an IIP3 simulation of the receiver with and without ESD diodes (using equivalent capacitance) has been performed. A 6 dB degradation of the linearity of the RF front-end is obtained. 
